Skip to content

Issues: openrisc/mor1kx

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

29 Open 33 Closed
29 Open 33 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Status of FEATURE_FASTCONTEXTS in cappuccino
#158 opened Jul 5, 2024 by zeldin
12
An error occurs when logical synthesis is performed using the Design Compiler
#155 opened Oct 31, 2023 by RENEK-bool
Setting dcache cache width to 2 or 3 causes failures
#153 opened May 13, 2022 by stffrdhrn
Disabling store buffer breaks LSU
#152 opened May 13, 2022 by stffrdhrn
Complete formal proofs for LSU, Dcache and CPU modules
#151 opened May 13, 2022 by stffrdhrn
Setting DBUS_WB_TYPE = "B3_READ_BURSTING" causes lockup
#150 opened Apr 11, 2022 by jefferybond
@stffrdhrn
1
Unable to write to the EEAR register from the supervisor mode.
#141 opened Sep 3, 2021 by Rahul-Kande
4
The EPCR register is accessible from user mode
#140 opened Sep 3, 2021 by Rahul-Kande
3
The carry flag implementation is not correct for subtract instructions
#139 opened Sep 3, 2021 by Rahul-Kande
2
onehot of SPR acknowledgments fail
#137 opened Aug 6, 2021 by Harshitha172000
2
spr_ack is high when there is no mtspr/mfspr instructions
#136 opened Aug 6, 2021 by Harshitha172000
2
SPR property fails when debug unit is enabled
#135 opened Aug 6, 2021 by Harshitha172000
2
Data bus Wishbone Interface Formal Check fails
#134 opened Aug 5, 2021 by Harshitha172000
2
Erroneous ICache hits impact performance counters
#123 opened Jun 21, 2021 by Harshitha172000
7
back to back multiply, mtspr and multiply.
#113 opened Jan 2, 2020 by JaewonHur
[Bug] spr_eear not saving instruction address when illegal instruction exception
#99 opened Dec 4, 2019 by JaewonHur
1
[Bug] signed_mul_overflow bug
#98 opened Dec 4, 2019 by JaewonHur
1
[BUG] misaligned exception on SWA
#97 opened Dec 3, 2019 by JaewonHur
1
1
[Bug] jalr to link register
#96 opened Dec 2, 2019 by JaewonHur
1
3
bug in LWA, SWA and snooping hit
#95 opened Oct 29, 2019 by hurjaewon
3
Cache Failing
#75 opened Feb 14, 2019 by yunjie-zhang
8
Espresso Tests Failing
#71 opened Jan 11, 2019 by stffrdhrn
4
Multiplier doesn't support overflow detection
#68 opened Jan 5, 2019 by stffrdhrn
Espresso debug problem
#60 opened May 9, 2018 by wsneijers
1
Do not abort DC refill
#59 opened Apr 16, 2018 by wallento
ProTip! no:milestone will show everything without a milestone.