[ImportVerilog] Add case inside #7928
+95
−3
Open
Loading